MIURA•õa),Member SUMMARY A method for detecting interconnect open faults of CMOS combinational circuits by applying a ramp voltage to the power supply terminal is proposed. The method can assign a known logic value to a fault location automatically by applying a ramp voltage and as a result, it requires only one test vector to detect a fault as a delay fault or an erroneous logic value at primary outputs. In this paper, we show fault detectability and effectiveness of the proposed method by simulation-based and theoretical analysis. We also expose that the method can be applicable to every fault location in a circuit and open faults with any value. Finally, we show ATPG results that are suitable to the proposed method.
Introduction
As the present deep-submicron VLSI operates under a low voltage supply and a high frequency, the influence caused by open faults becomes noticeable. Since present VLSIs are fabricated by using copper process technologies and multiple metal layers, via open defects and contact open defects often occur [1] , [2] . As a result, interconnect open faults occur, which means breaks of signal lines between gates. Therefore, detecting open faults is important for obtaining high reliable products. Note that it is said that the open fault in the source/drain terminal of a transistor (e.g. the stuck-open fault) can be detected by traditional two-pattern test [3] , [4] .
Application of logic testing (e.g., stuck-at faults testing) to detect open faults is reported [5]- [8] . Especially, it is said that n-detection testing is useful for detecting open faults because it can apply n different test vectors for exciting a fault and propagating its effect [9] . However, voltages of signal lines around the fault location depend on applied test vectors, and the voltage at the fault location depends on the balance of wire capacitances between the VDD and GND sides, and as a result, open fault detection by logic testing is difficult even if we use n-detection testing [10] .
Thus, the open fault cannot be necessarily detected by traditional logic testing.
If a known voltage (logic value) can be compulsorily set to the fault location, fault detection by logic testing can be realized easily. Based on this motivation, we have proposed a new method for detecting interconnect open faults by applying ramp voltage to power supply terminals, where an initial voltage (initial logic value) at a fault location is automatically assigned when the ramp voltage is applied [11] . Note that Gyvez et. al. proposed a ramp voltage method for detecting faults in analog circuits by IDDQ testing [12] . The objective of their method is to change the states of transistors and to obtain a current signature. In this sense, their situation for the ramp voltage application is different with us.
In this paper, we show fault detectability and effectiveness of the proposed method by using simulation and theoretical analysis. We also expose that the method is appli- This paper is organized as follows. Section 2 describes a method for detecting interconnect open faults. Section 3 shows effectiveness of the proposed method by using simulation results and theoretical analysis. We also show ATPG results that are suitable to the proposed method in Sect. 4. Section 5 concludes this paper.
Preliminary

Interconnect Open Faults
In this paper, we consider interconnect open faults between two gates as shown in Fig.1 In the above procedure, if we apply a negative ramp voltage to the VSS terminal in the above step (2) as shown in Fig.2 (b), the initial value at the fault location is logic 1 artd logic 0 for the testing interval. Therefore, our testing method can set both logic values as the initial value.
Considering the above procedure, the equivalent circuit of Fig.1 is represented by the RC differential circuit of Fig.3 (a) when N1=VSS=GND
and Vi(t)=(positive voltage). Here, if we apply the negative voltage to the VSS terminal (i.e., N1=VDD=GND, Vi(t)=(negative voltage)), the equivalent circuit becomes one of Fig.3 (b) .
In the RC differential circuit of as follows: On the other hand, if an open fault value is small, the delay time tpd by the fault is also small because the time constant of the fault is Rf(Cw1+Cw2). If we wish to detect a fault with a small fault value, we need to set the observation time at the primary output to the minimum estimated delay time caused by an assuming fault and the minimum measurable value by an instrument. Therefore, the observation time at the primary output corresponds to the minimum value of a fault to be detected.
From these discussions, our testing method can apply to interconnect open faults with values of wide range by adjusting the slope k of the ramp voltage and observation time t4 at the primary output.
Test Vectors and Related Phenomena
ATPG Results
In the proposed method, an initial logic value at a fault location is automatically assigned when a ramp voltage is ap- 
Effect of Change in Wire Capacitances
Even if we use test vectors described the above, signal values around the fault location will change after a test vector is applied. In this situation, we can consider the following condition for applying a test vector at time t3 (see. Fig.2 ). Note that the total wire capacitance, Cw1+Cw2, around any signal line never changes because circuit design does not change.
When a test vector is, applied and voltages of signal lines around a fault location change, the faulty circuit behaves like a step-voltage application. According to Eq. (2), the voltage at the fault location is in proportion to Cw1/(Cw1+Cw2) mainly. Therefore, the voltage at the fault location becomes higher (lower) for the VDD application as Cw1 (Cw2) is larger, and as a result, the delay time caused by the fault becomes shorter (longer) compared with unchanged wire capacitances. We can obtain the opposite relationship for the VSS application. Table 5 shows simulation results when wire capacitances change at time t3. The VDD (VSS) application is better for Cw1<Cw2 (Cw1>Cw2) (indicated by # in Table 5 ). However, if the wire capacitances, Cw1 and Cw2, change when the test vector is applied, and the delay time decrease, then the other test type is appropriate for Table 4 Evaluation of the number of signal limes with specified values.
* Fault efficiency=100% 
